MahaguruTech
College Code: VPE
Announcements Mandatory Disclosures Prospectus 2025-26 Careers
+91 479 2331696
Prajeesh R

PRAJEESH R

Assistant Professor
Electronics & Communication Engineering
Joined 06-06-2012
Regular

Identity Information

ID Number
0154
Date of Birth
23-05-1986
Website Profile ID
prajeeshr0154

Contact Information

Mobile
9447305765
Email
prajeesh@mahagurutech.ac.in
Address
Not Available

Professional Links

Vidwan ID
LinkedIn
Not Available

Academic Information

Area of Interest
Solid State Devices, Communication System, Analog Integrated Circuits
Area of Specialization
VLSI Design
Education
  • M.Tech – VLSI Design, Amrita School of Engineering, 2010-12
  • B.Tech – Electronics and Communication Engineering, Kerala University, 2004-08
Professional Experience
  • Assistant Professor, Mahaguru Institute of Technology, 2012- Present
Professional Memberships
  • ISTE, 2014
Awards & Recognition
  • Enrolled as KTU External Academic Auditor for the Academic Audit 2022-2023 Even Semester at College of Engineering and Management, Punnapra.
  • Own an educational YouTube Channel: https://m.youtube.com/channel/UCPPjgy6jfUiVrFoAUd0ZqaA

Research & Activities

Positions Held
  • KTU Coordinator – MIT, December 2017 – Present
  • NAAC Criteria 2 Incharge, MIT
  • IQAC Member, MIT
  • PG Coordinator, ECE, MIT
Events Organized
  • Coordinator – Faculty Development Programme on “Python Programming”, 17-01-2024 to 22-01-2024.
Invited Speaker/Resource Person
Not Available
Projects
Not Available
Conferences Attended
  • International Conference on Recent Advances in Engineering Science and Management, PHD Chamber, New Delhi, 30-08-2015 – Presented paper: Design of Folding Circuit and Sample and Hold for 6-bit Folding ADC.
  • International Conference on Emerging Trends in Engineering and Technology, Travancore Engineering College, Kerala, 31-04-2014 – Presented paper: High Speed 8-bit Folding ADC Design in Cadence.
  • National Conference on VLSI, Signal Processing and Communication (NCVLES-14), Viswajyothi College of Engineering, Kerala, 25-04-2014 – Presented paper: Design of Folding Circuit and Comparator for 6-bit Folding ADC.
Programs Attended
  • FDP on Artificial Intelligence and Machine Learning, Dept. of ECE, SCMS, 11-05-2024 to 15-05-2024.
  • Hands-on Workshop on Introduction to Software Defined Radio, Bishop Jerome Institute, 23-02-2024.
  • STTP on Machine Learning using Python, NITTTR Chandigarh, 16-10-2023 to 20-10-2023.
  • STTP on Outcome Based Curriculum and Accreditation Criteria, NITTTR Chandigarh, 03-07-2023 to 07-07-2023.
  • AICTE Recognized FDP on Smart Materials and Nanotechnology, NITTTR Chandigarh, 17-10-2022 to 21-10-2022.
  • Online AICTE Recognized FDP on NBA Accreditation and Examination Reforms, NITTTR Chandigarh, 17-05-2021 to 21-05-2021.
  • Five-Day Online FDP on Modeling, Simulation and Fabrication of Future Nano-Electronic Devices and Sensors (MSFNS-20), NIT Calicut, 24-08-2020 to 28-08-2020.
  • Five-Day Online FDP on Learning Management System (MOODLE), APJ Abdul Kalam Technological University, Kerala, 22-05-2020 to 27-05-2020.
  • Five-Day Online FDP on Quantum and Energy Materials: Potential & Applications, Applied Science Department, NITTTR Chandigarh, 04-05-2020 to 08-05-2020.

Publications & Patents

Journal Publications
  • ‘An Efficient Reconfigurable FIR Filter based on Twin Precision Multiplier and Low Power Adder’, International Journal of Applied Engineering Research, Vol. 13, No. 7, 2018, pp. 5201–5206.
  • ‘Design of Folding Circuit and Sample and Hold for 6-bit ADC’, International Journal of Electrical and Electronics Engineering (IJEEE), Vol. 7, Issue 02, July–December 2015.
Patents
Not Available
Book Publications
Not Available
Footer - MIT 2025